发明名称 |
Microengine for parallel processor architecture |
摘要 |
A parallel hardware-based multithreaded processor is described. The processor includes a general purpose processor that coordinates system functions and a plurality of microengines that support multiple hardware threads. The processor also includes a memory control system that has a first memory controller that sorts memory references based on whether the memory references are directed to an even bank or an odd bank of memory and a second memory controller that optimizes memory references based upon whether the memory references are read references or write references.
|
申请公布号 |
US6668317(B1) |
申请公布日期 |
2003.12.23 |
申请号 |
US19990387046 |
申请日期 |
1999.08.31 |
申请人 |
INTEL CORPORATION |
发明人 |
BERNSTEIN DEBRA;HOOPER DONALD F.;ADILETTA MATTHEW J.;WOLRICH GILBERT;WHEELER WILLIAM |
分类号 |
G06F9/30;G06F9/38;(IPC1-7):G06F9/48 |
主分类号 |
G06F9/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|