发明名称 |
Semiconductor memory device having redundancy structure with defect relieving function |
摘要 |
Redundancy decoders corresponding to a plurality of redundancy circuits, each of which is for relieving a defective memory cell, are classified into a high-priority redundancy decoder used with a higher priority and the other low-priority decoders. When a defective address stored inside is designated as an accessing object, each of the low-priority decoders activates a corresponding redundancy circuit, except for the case where a defective address stored in the high-priority redundancy decoder agrees with an address signal.
|
申请公布号 |
US6667915(B2) |
申请公布日期 |
2003.12.23 |
申请号 |
US20020225240 |
申请日期 |
2002.08.22 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
YONEZU TOSHIAKI;FUJIWARA YOSHINORI |
分类号 |
G11C29/04;G11C29/00;(IPC1-7):G11C7/00 |
主分类号 |
G11C29/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|