发明名称 Method for forming an electrical interconnection providing improved surface morphology of tungsten
摘要 In a fabrication method for forming an electrical interconnection of CVD tungsten film, a contact hole is formed in a dielectric layer. A lower conductive layer is formed in the contact hole and over the dielectric layer. A portion of the lower conductive layer is removed. As a result, the dielectric layer is exposed. An upper conductive layer is formed over the lower conductive layer and over the dielectric layer. The lower conductive layer has a rough surface and the upper conductive layer has a smooth surface. In this manner, following patterning of conductive stripes over the conductive layer, residue is mitigated, and thus, inadvertent interconnection of neighboring stripes is eliminated.
申请公布号 US2003232496(A1) 申请公布日期 2003.12.18
申请号 US20030385077 申请日期 2003.03.10
申请人 SAMSUNG ELECTRONICS, CO. LTD 发明人 KOO KYUNG-BUM
分类号 H01L21/285;H01L21/3205;(IPC1-7):H01L21/476 主分类号 H01L21/285
代理机构 代理人
主权项
地址
您可能感兴趣的专利