发明名称 |
Phase-locked loop circuit |
摘要 |
A phase error signal indicating a most recent phase difference between an input clock signal and a feed-back signal is produced in a phase comparing unit. Also, the phase difference of the phase error signal is monitored in an abnormal condition detecting unit. When the phase difference is higher than a threshold value, the abnormal condition detecting unit judges that the input clock signal is set in an abnormal condition, and a frequency-controlled clock signal is produced in the voltage controlled oscillator according to the phase error signal. Therefore, the oscillation clock signal can be output without changing a phase of the oscillation clock signal while suppressing wonders or jitters.
|
申请公布号 |
US6661294(B2) |
申请公布日期 |
2003.12.09 |
申请号 |
US20020122307 |
申请日期 |
2002.04.16 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TERASHIMA HISAE;UEDA HIROYUKI |
分类号 |
H03L7/095;H03L7/14;H03L7/199;(IPC1-7):H03L7/00 |
主分类号 |
H03L7/095 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|