发明名称 Sectorless flash memory architecture
摘要 A non-volatile, multi-bit-per-cell, Flash memory uses a storage process and/or architecture that is not sector-based. A data block can be stored without unused storage cells remaining in the last sector that stores part of the data block. For an operation erasing one or more data blocks, data blocks to be saved are read from an array and stored temporarily in a storage device. The entire array is then erased; after which the saved data blocks are rewritten in the memory with the amount of storage originally allocated to the erased data now being available for new data. This data arrangement does not subject any memory cells to a large accumulated cell disturbance because all data is read from the array and freshly re-written back into the array every time a record operation occurs. Additionally, the separate sectors in the memory device do not have different endurance histories that must be accounted for to extend the life of the memory. A single erase count for an array can be used in selection of operating parameters such as voltages used during accesses of memory cells in the array.
申请公布号 US6662263(B1) 申请公布日期 2003.12.09
申请号 US20000518608 申请日期 2000.03.03
申请人 MULTI LEVEL MEMORY TECHNOLOGY 发明人 WONG SAU C.
分类号 G06F12/00;G06F12/02;G11C5/02;G11C8/18;G11C11/56;G11C16/34;(IPC1-7):G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址