发明名称 Cam circuit with separate memory and logic operating voltages
摘要 A CAM circuit utilizes a relatively high operating voltage to control the memory portion of each CAM cell, and a relatively low operating voltage to control at least some of the logic portions of each CAM circuit. The CAM cell memory portion includes a memory (e.g., SRAM) cell controlled by a word line to store data values transmitted on complementary bit lines. The CAM cell logic portion includes a comparator that compares the stored data values with an applied data value transmitted on complementary data lines, and discharges a match line when the stored data value differs from the applied data value. The memory cell is driven using the relatively high memory operating voltage (e.g., 2.5 Volts) such that the stored charge resists soft errors. The complementary data lines and match line used to operate the comparator are driven using the relatively low logic operating voltage (e.g., 1.2 Volts) to conserve power.
申请公布号 US6661687(B1) 申请公布日期 2003.12.09
申请号 US20030350991 申请日期 2003.01.23
申请人 INTEGRATED DEVICE TECHNOLOGY, INC. 发明人 LIEN CHUEN-DER;WU CHAU-CHIN
分类号 G11C14/00;G11C15/00;G11C15/04;(IPC1-7):G11C15/00 主分类号 G11C14/00
代理机构 代理人
主权项
地址