摘要 |
An efficient method and electronic circuit for initializing latch arrays in an electronic device including an FPGA and a memory device comprising a group of one or more data latches, each comprising a pair of cross-coupled inverting logic elements, characterized in that it includes a means for simultaneously initializing each data latch to a predetermined logic state, without requiring any additional circuit elements with any data latch for this purpose.
|