摘要 |
In a system large scale integrated circuit (LSI) according to one embodiment, management of the power supply, and the like, of a dedicated instruction processor can be carried out according to an instruction issued to a basic instruction processor at high speed. Further, the operational state of a dedicated instruction processor may be readily obtained by a basic instruction processor. In such a system LSI, a system controller (14) can include an instruction decoder (16) that decodes an instruction fetched by a basic instruction processor (11) and generates a decoder output. Such a decoder output can control a second power supply controlling unit (51), a second clock signal generating unit (52), a second program counter (53), and a second conditional flag (54) for a dedicated instruction processor (12).
|