发明名称 PROGRAMMABLE VARIABLE LENGTH DECODER INCLUDING INTERFACE OF CPU PROCESSOR
摘要 <p>Provided is a programmable variable-length decoder that interfaces with an external processor. The programmable variable-length decoder includes a memory buffer, a latching unit, a multiplexing unit, a first barrel shifter, a decoding unit, and a control unit. The memory buffer stores input serial bit stream data for decoding in fixed-length data segments and outputs the stored bit stream data in response to a first control signal. The latching unit temporarily stores data output from the memory buffer and outputs the stored data in response to the first control signal. The multiplexing unit selects data from the latching unit and outputs the selected data. The first barrel shifter shifts the output of the multiplexing unit by the value of a second control signal and outputs the shifted data. The decoding unit decodes the output of the first barrel shifter and outputs decoded codewords and is the bit length of the decoded codewords. The control unit adds together the bit lengths of currently decoded codewords and the bit lengths of previously decoded codewords, stores the sum, generates the first control signal and the second control signal based on the sum, and outputs the first control signal and the second control signal to the latching unit and the first barrel shifter.</p>
申请公布号 WO2003098809(P1) 申请公布日期 2003.11.27
申请号 KR2003000970 申请日期 2003.05.16
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址