发明名称 Methods and apparatus for timing recovery from a sampled and equalized data signal
摘要 Methods and apparatus for use in a communication channel receiver for generating a sampling phase error signal for adjustment of a sampling clock signal associated with the receiver are provided. In an illustrative embodiment, a method includes generating a signal representative of a weighted linear combination of a predetermined number of samples of a received input signal. The combination is a function of the samples and tap-weights of a finite impulse response filter associated with the receiver. Next, the illustrative method includes generating an error signal representative of the difference between an equalized sequence of samples of the received input signal and a decoded sequence of samples of the received input signal. Still further, the illustrative method includes multiplying the weighted linear combination signal with the error signal to generate a phase error signal. The phase error signal is then used to generate a phase correction signal for subsequent application to the sampling clock signal. Such application serves to adjust the sampling clock signal associated with the receiver such that the sampling clock signal substantially matches a data rate associated with the input signal.
申请公布号 US6650699(B1) 申请公布日期 2003.11.18
申请号 US19990234767 申请日期 1999.01.21
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 TIERNO JOSE A.
分类号 H03L7/091;H03L7/099;H04L7/02;(IPC1-7):H03H7/30 主分类号 H03L7/091
代理机构 代理人
主权项
地址