发明名称 |
Direct transformation of engineering change orders to synthesized IC chip designs |
摘要 |
A change, such as an ECO, is transformed to a gate-level netlist. The change is incorporated in cells of a synthesizable source design. A domain is defined in the netlist that contains cells that are equivalent to the cells of the source design that incorporate the change. The cells of the synthesizable source design that incorporate the change are substituted for the domain in the netlist. The substituted synthesizable source design domain is resynthesized into the gate-level netlist that includes the change.
|
申请公布号 |
US6651239(B1) |
申请公布日期 |
2003.11.18 |
申请号 |
US20010008089 |
申请日期 |
2001.11.13 |
申请人 |
LSI LOGIC CORPORATION |
发明人 |
NIKITIN ANDREY A.;ZOLOTYKH ANDREJ A.;RADOVANOVIC NIKOLA |
分类号 |
G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|