发明名称 Method and system for pipeline reduction
摘要 A method and system for operating a high frequency outprocessor with increased pipeline length. A new scheme is disclosed to reduce the pipeline by the detection and exploitation of so called "no_dependency" for an instruction. A "no dependency" signal tells that all required source data is available for the instruction at least one cycle before the source data valid bit(s) are inserted into the issue queue. Therefore, one or more stages of the pipeline are bypassed. Bypassing the pipeline stages for this "no dependency" conditions is especially important since a no dependency is found when the queue is empty. Furthermore, this bypass is very effective when the queue is relatively empty. Therefore, introducing such a bypass reduces effectively the performance drawback of a longer pipeline.
申请公布号 US2003208672(A1) 申请公布日期 2003.11.06
申请号 US20010683383 申请日期 2001.12.20
申请人 IBM 发明人 LEENSTRA JENS;MUELLER ANTJE;PILLE JUERGEN;WENDEL DIETER
分类号 G06F9/38;(IPC1-7):G06F9/30;G06F9/40;G06F15/00 主分类号 G06F9/38
代理机构 代理人
主权项
地址