发明名称 |
Cache lock device and method therefor |
摘要 |
A cache lock device eliminates the need of transferring data to a cache at execution of a lock instruction by excluding the possibility of an invalid data to be locked in the cache. The cache lock device has a least recently used (LRC) output conversion circuit which converts a value of an LRU output to make a second entry an object of rewriting when a lock bit of the second entry is active and a comparison result of a tag value is in agreement and a valid bit is inactive. Therefore, a user or programmer can set a specified data in the locked entry defined by a Tag address and an Index address without setting the specified data in the entry before the lock bit is made active.
|
申请公布号 |
US6643737(B1) |
申请公布日期 |
2003.11.04 |
申请号 |
US19990440143 |
申请日期 |
1999.11.15 |
申请人 |
NEC ELECTRONICS CORPORATION |
发明人 |
ONO SHINSUKE |
分类号 |
G06F12/08;G06F12/12;(IPC1-7):G06F12/08 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|