发明名称 |
Architecture for multi-queue storage element |
摘要 |
A circuit comprising a memory and a logic circuit. The memory may be configured to read and write data in a plurality of memory queues to/from a write data path and a read data path in response to (i) a first and a second select signal and (ii) a first control signal. The logic circuit may be configured to generate (i) the first and second select signals and (ii) the control signal in response to one or more signals received from a read management path and/or a write management path.
|
申请公布号 |
US6640267(B1) |
申请公布日期 |
2003.10.28 |
申请号 |
US19990406042 |
申请日期 |
1999.09.27 |
申请人 |
CYPRESS SEMICONDUCTOR CORP. |
发明人 |
RAZA S. BABAR |
分类号 |
G06F3/00;G06F5/06;(IPC1-7):G06F3/00 |
主分类号 |
G06F3/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|