发明名称 |
MULTIPLIER-BASED PROCESSOR-IN-MEMORY ARCHITECTURES FOR IMAGE AND GRAPHICS PROCESSING |
摘要 |
A Procesor-In-Memory (PIM) (100) includes a digital accelerator for image and graphics processing. The digital accelerator is based on an ALU having multipliers (108) for processing combinations of bits smaller than those in the input data (e.g., 4x4 adders if the input data are 8-bit numbers). The ALU implements various arithmetic algorithms for addition, multiplication, and other operations. A secondary processing logic includes adders (104) in series and parallel to permit vector operations as well as operations on longer scalars. A self-repairing is also disclosed.
|
申请公布号 |
WO03088033(A1) |
申请公布日期 |
2003.10.23 |
申请号 |
WO2003US10707 |
申请日期 |
2003.04.08 |
申请人 |
UNIVERSITY OF ROCHESTER;THE RESEARCH FOUNDATION OF STATE UNIVERSITY OF NEWYORK |
发明人 |
LIN, RONG;MARGALA, MARTIN |
分类号 |
G06F7/38;G06F7/52;G06F7/523;G06F7/57;G06F13/14;G06T1/60;G09G5/37;(IPC1-7):G06F7/38 |
主分类号 |
G06F7/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|