发明名称 Scheme for reordering instructions via an instruction caching mechanism
摘要 A method and system for storing instructions retrieved from memory in a memory cache to provide said instructions to a processor. First a new instruction is received from the memory. The system then determines whether the new instruction is a start of a basic block of instructions. If the new instruction is the start of a basic block of instructions, the system determines whether the basic block of instructions is stored in the memory cache responsive. If the basic block of instructions is not stored in the memory cache, the system retrieves the basic block of instructions for the new instruction from the memory. The system then stores the basic block of instructions in a buffer. The system then predicts a next basic block of instructions needed by the processor from the basic block of instructions. The system determines whether the next block of instructions is stored in the cache memory and retrieves the next basic block of instructions from the memory if the next block of instructions is not stored in memory.
申请公布号 US2003200396(A1) 申请公布日期 2003.10.23
申请号 US20020131524 申请日期 2002.04.23
申请人 SUN MICROSYSTEMS, INC. 发明人 MUSUMECI GIAN-PAOLO D.
分类号 G06F9/38;G06F12/08;(IPC1-7):G06F12/00 主分类号 G06F9/38
代理机构 代理人
主权项
地址