| 摘要 |
PURPOSE: A data arrangement device of a serial data receiver is provided to arrange data without a time delay caused by calculating a data start position when the data is received. CONSTITUTION: The device comprises shift registers(21a-21e), a multiplexor(22), an address decoder(24), a multiplexor controller(23), a counter/comparator(26), and a clock supply module(25). The shift registers(21a-21e) shift the received data. The multiplexor(22) outputs a byte, wanted by a user, among the output bytes of the shift registers(21a-21e), to a data bus. The address decoder(24) decodes input addresses, and outputs a selection signal for a data register wanted by a user. The multiplexor controller(23) receives the selection signal and byte size data of a read operation, calculates a data position, and outputs a control signal based on the calculation result. The counter/comparator(26) performs a counting and a comparison operation by using a synchronization clock signal. The clock supply module(25) determines a synchronization clock output period by using the output signal of the counter/comparator(26) and the synchronization clock signal.
|
