发明名称 |
Method of testing for micro latch-up |
摘要 |
A reliable method of testing a CMOS-based integrated circuit device having a low-impedance path between I/O pin(s) and GND for potential micro-latch-up. The test method detects a low impedance path between the integrated circuit device I/O pin(s) and GND(s) caused by a parasitic SCR that is not detectable using conventional latch-up detection test methods.
|
申请公布号 |
US6636067(B1) |
申请公布日期 |
2003.10.21 |
申请号 |
US20020206071 |
申请日期 |
2002.07.26 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
SALCEDO-SUNER JORGE |
分类号 |
G01R31/28;G01R31/30;(IPC1-7):G01R31/26 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|