发明名称 |
Conditional read and invalidate for use in coherent multiprocessor systems |
摘要 |
A conditional read and invalidate operation for use in coherent multiprocessor systems is disclosed. A conditional read and invalidate request may be sent via an interconnection network from a first processor that requires exclusive access to a cache block to a second processor that requires exclusive access to the cache block. Data associated with the cache block may be sent from the second processor to the first processor in response to the conditional read and invalidate request and a determination that the cache block is associated with a state of a cache coherency protocol.
|
申请公布号 |
US2003195939(A1) |
申请公布日期 |
2003.10.16 |
申请号 |
US20020123401 |
申请日期 |
2002.04.16 |
申请人 |
EDIRISOORIYA SAMATHA J.;JAMIL SUJAT;MINER DAVID E.;O'BLENESS R. FRANK;TU STEVEN J.;NGUYEN HANG T. |
发明人 |
EDIRISOORIYA SAMATHA J.;JAMIL SUJAT;MINER DAVID E.;O'BLENESS R. FRANK;TU STEVEN J.;NGUYEN HANG T. |
分类号 |
G06F12/08;G06F13/28;G06F15/16;G06F15/167;(IPC1-7):G06F15/167 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|