发明名称 MULTIPLEXING CIRCUIT
摘要 <p>PURPOSE:To facilitate the change of a multiplexing format by temporarily storing output data of an encoder in a memory and making an access to this data at random by a sequence control part in which a multiplexing algorithm is stored. CONSTITUTION:With respect to encoder output data A-D written in respective blocks of a memory 1, the read address of the area of data A is designated from a sequence control circuit 21 through an FF 22 in accordance with such algorithm that the area of data A is first read out. Then, the area of data A is sent from a memory 1 to a variable length code converter 4. This area is simultaneously sent to the sequence control circuit 21, as well, and the sequence control circuit 21 discriminates the value of data A, and the area of data C is next read and sent if the value of data A is 0, and the area of data B is read and sent if A is 1. Code signals whose code data is A are sent from the sequence control circuit 21 to the converter 4.</p>
申请公布号 JPS64832(A) 申请公布日期 1989.01.05
申请号 JP19870155974 申请日期 1987.06.23
申请人 FUJITSU LTD 发明人 MATSUDA KIICHI;SAKAI KIYOSHI;USUI TOSHIAKI;HONMA TOSHIHIRO;OUCHI NOBUAKI;TSUDA TOSHITAKA
分类号 H03M1/12;H04J3/16;H04N19/00;H04N19/42;H04N19/423;H04N19/436;H04N19/91 主分类号 H03M1/12
代理机构 代理人
主权项
地址