| 摘要 |
A hardware description language (HDL) module is provided, which includes at least one input and output, including a clock input, a plurality of logic statements that define a function of the module, and a logic signal which is available within the module. The module further includes a synchronous assert check, which checks a state of the logic signal against a condition only during a predefined time window within a period of the clock input.
|
