发明名称 INTEGRATED CIRCUIT HAVING AN FM DEMODULATOR AND METHOD THEREFOR
摘要 A digital FM demodulator employs a baseband phase lock loop (BBPLL), which is particularly effective for long range reception, for combining and demodulating a pair of signals represented by the mathematical expression A(t)e<jtheta(t) >to result in an approximation of dtheta/dt. This approximation is then subjected to an inverse of the linear approximation of the frequency response of the BBPLL that produces a very accurate theta. This is conveniently achieved with a IIR filter whose transfer function happens to be the same as the inverse of the linear approximation of the frequency response of the BBPLL. The derivative is then taken of theta to produce a very accurate dtheta/dt, the desired result for the output of an FM demodulator. To aid operation of the BBPLL, the incoming digital intermediate frequency is upsampled by a combination of sample and hold and FIR filtering prior to being processed by the BBPLL.
申请公布号 US2003184368(A1) 申请公布日期 2003.10.02
申请号 US20020115124 申请日期 2002.04.02
申请人 LI JUNSONG;HENDRIX JON D.;RAJ RAGHU G. 发明人 LI JUNSONG;HENDRIX JON D.;RAJ RAGHU G.
分类号 H03D3/00;(IPC1-7):H03B15/00 主分类号 H03D3/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利