发明名称 DEVICE AND METHOD FOR MONITORING INTERNAL SIGNAL FOR LOGIC INTEGRATED CIRCUIT
摘要 <P>PROBLEM TO BE SOLVED: To shorten time required for the analysis of a failure by suppressing a control circuit for tracing an internal signal to only a necessary constitution to suppress a change in the operation of a logic integrated circuit and continuously tracking the internal signal in real time. <P>SOLUTION: A memory module 24 and a trigger control circuit having large scales are provided at the outside instead of making a monitoring circuit incorporated into a target FPGA 42 have a small scale, and the memory module 24 and the trigger control circuit are connected by a high speed transmission line. As a result, the circuit for the monitoring can be easily inserted even after generation of a failure. As for monitoring pins from the target FPGA 42, internal signals having more than the number of pins can be monitored at high speeds by at least a high speed monitor circuit. <P>COPYRIGHT: (C)2003,JPO
申请公布号 JP2003271412(A) 申请公布日期 2003.09.26
申请号 JP20020069098 申请日期 2002.03.13
申请人 MITSUBISHI ELECTRIC CORP 发明人 GOKAN HIROSHI;TANAKA SUSUMU;HOSHI NAOYUKI;TOMIKAWA SEI
分类号 G01R31/28;G06F11/22;G06F11/28;H03K19/173 主分类号 G01R31/28
代理机构 代理人
主权项
地址