发明名称 CHIP STACK WITH INTERMEDIATE CAVITY
摘要 <p>The invention relates to a method for connecting a connecting surface of a first silicon wafer [WA1] with a connecting surface of a second silicon wafer [WA2] so as to form an insulated cavity after assembly, at least one of the two silicon wafers [WA] including at least one functional area [DA] intended to be within the cavity. The method according to the invention includes a step [PLTS] of depositing alloy soldering bumps [PLTC] on the connecting surface of the first silicon wafer [WA1], said bumps [PLTC] being separated from one another by an even distance which is sufficiently small to cause joinings during the assembly of the two silicon wafers. Said step [PLTS] of depositing the soldering bumps [PLTC] is carried out during the step of depositing the soldering bumps [PLTE] intended for the electrical contacts. The method includes a reflux soldering step [RFX] for assembling the two silicon wafers by melting of the alloy soldering bumps. Application: Protection of semiconductor elements sensitive to the external conditions.</p>
申请公布号 WO2003079439(P1) 申请公布日期 2003.09.25
申请号 IB2003000938 申请日期 2003.03.11
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址