SHARED PROGRAM MEMORY WITH FETCH AND PREFETCH BUFFERS

摘要

Multiple processors are connected to a single program store memory. Access t o the program memory is controlled by an arbiter. There is a wide interface to the memory and local storage to reduce latency due to multiple processors attempting to access the memory simultaneously. There is also prefetch circuitry to further reduce this latency.