发明名称 |
Level detection by voltage addition/subtraction |
摘要 |
A circuit is designed with a first transistor (661) having a current path coupled between a supply terminal (32) and a first output terminal (665). A second transistor has a current path coupled between the first output terminal and a reference terminal. The current path of the second transistor current path has substantially the same width and length as the first transistor current path. A first comparator circuit (679, 685) has first (668) and second (23) input terminals and a second output terminal (681). The first input terminal is coupled to the first output terminal. The first comparator circuit produces a control signal in response to a voltage between the first and second input terminals. A generator circuit (80) receives the control signal and produces an output voltage at the supply terminal.
|
申请公布号 |
US6624685(B2) |
申请公布日期 |
2003.09.23 |
申请号 |
US20010798172 |
申请日期 |
2001.03.02 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
SHIH ALBERT;KOELLING JEFFREY E. |
分类号 |
G06F1/26;G11C5/14;G11C11/4074;G11C16/30;H03K5/08;(IPC1-7):G05F1/10;G05F3/02 |
主分类号 |
G06F1/26 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|