发明名称 Variable offset amplifier circuits and their applications
摘要 A variable offset amplifier circuit includes two differential transistor pairs and a variable current generator coupled to each differential pair to control tail current. Each differential transistor pair has a first transistor and a second transistor. The first transistors are matched in size, as are the second transistors. The bias terminals of the first and second transistors serve as inputs to the amplifier circuit. The output of the amplifier circuit is associated with the differential pair output nodes of only similarly sized transistors, such that loads at the output of the amplifier circuit are sourced with current only from similarly sized transistors of the transistor pairs. The variable current generators may be adjusted to create offset in the output of amplifier circuit. The amplifier circuit has applications in a comparator circuit that also has a regenerative latch circuit, and as a sense amplifier in a receiver of a communications system.
申请公布号 US2003174015(A1) 申请公布日期 2003.09.18
申请号 US20020099551 申请日期 2002.03.15
申请人 JAUSSI JAMES E.;CASPER BRYAN K. 发明人 JAUSSI JAMES E.;CASPER BRYAN K.
分类号 H03K5/003;H03K5/02;(IPC1-7):G06G7/12 主分类号 H03K5/003
代理机构 代理人
主权项
地址