发明名称 Circuit arrangement and method for an electronic system for time-delayed outputting of a switching signal
摘要 In order to ensure safe and reliable time-delayed signal outputting with a simple redundant structure of a circuit arrangement, a common actuating element acts on two timers with associated A/D converters. In this case, the time delay which is predetermined by the actuating element and is relevant for the outputting of the switching signal is determined by forming the difference between a total resistance, detected by measurement, and a first resistance element, detected by measurement. This is followed by a comparison of the difference, which reflects second resistance elements that is determined by computation, with a second resistance element which is determined by measurement. The switching signal is then output with a time delay when there is a match between the second resistance element determined by measurement and that determined by computation.
申请公布号 US2003174006(A1) 申请公布日期 2003.09.18
申请号 US20030353051 申请日期 2003.01.29
申请人 HALLER HERBERT;SCHURZ HARALD 发明人 HALLER HERBERT;SCHURZ HARALD
分类号 G05B9/03;(IPC1-7):H03H11/26 主分类号 G05B9/03
代理机构 代理人
主权项
地址