发明名称
摘要 A ball grid array package includes a package board having a bottom surface, a top surface, and peripheral side surfaces, the bottom surface having solder ball pads provided thereon, the top surface having wire bonding pads provided thereon. A semiconductor chip is contained on the package board and electrically connected to the wire bonding pads. Solder balls are arrayed in a grid formation on the bottom surface of the package board and respectively soldered to the solder ball pads of the package board. Electrodes are provided on the peripheral side surfaces of the package board, each electrode having a first portion provided on one of the peripheral side surfaces, a second portion provided on the top surface and a third portion provided on the bottom surface. Wiring patterns are provided between the bottom surface and the top surface of the package board, electrically connecting the wire bonding pads with the second portions of the electrodes, and electrically connecting the solder ball pads with the third portions of the electrodes. The semiconductor chip is electrically connected to the solder ball pads through the electrodes and the wiring patterns.
申请公布号 JP3447908(B2) 申请公布日期 2003.09.16
申请号 JP19970029458 申请日期 1997.02.13
申请人 发明人
分类号 H01L23/12;H01L21/60;H01L23/24;H01L23/498;H01L23/538;H05K1/02;H05K1/11;H05K1/18;H05K3/22;H05K3/34;H05K3/40 主分类号 H01L23/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利