发明名称 PACKAGE STRUCTURE OF SEMICONDUCTOR PACKAGE
摘要 PROBLEM TO BE SOLVED: To prevent deterioration of reliability of solder connection involved, as a result of a warpage resultant in a semiconductor package due to a thermal stress caused by the heating of semiconductor chips. SOLUTION: The semiconductor package, in which semiconductor chips are mounted on a carrier substrate, is equipped with the substrate of bimetallic structure of a combination of a low expansion substrate and a high expansion substrate, on a surface of a side opposite to a surface connected with the carrier substrate of the semiconductor chips. The substrate is positioned so that the side of the cubical thermal expansion substrate faces the surface of the semiconductor chips, thereby, warpages caused by the thermal stress of the semiconductor package, consisting of the semiconductors chips and carrier substrate, can be counteracted with each other, and then the reliability of solder connection of the semiconductor package can be enhanced. COPYRIGHT: (C)2003,JPO
申请公布号 JP2003258153(A) 申请公布日期 2003.09.12
申请号 JP20020058560 申请日期 2002.03.05
申请人 NEC CORP 发明人 MIYAZAKI YUICHI
分类号 H01L23/12;(IPC1-7):H01L23/12 主分类号 H01L23/12
代理机构 代理人
主权项
地址