发明名称 Branch prediction circuit of instruction
摘要 A first storage unit stores an address of a branching instruction and a branched address. A first detector detects whether or not an instruction of the present address has previously been branched from an output of the first storage unit. When the first detector detects previous branching of the instruction of the present address, the second storage unit stores the branched address corresponding to the address of the instruction to be executed following the branching instruction. When a second detector detects an output of a program counter as the address of the instruction to be executed following the branching instruction, the second storage unit outputs the branched address.
申请公布号 US2003172259(A1) 申请公布日期 2003.09.11
申请号 US20020134629 申请日期 2002.04.30
申请人 MORI JUNJI;GOTO HARUTAKA 发明人 MORI JUNJI;GOTO HARUTAKA
分类号 G06F9/38;G06F9/00;(IPC1-7):G06F9/00 主分类号 G06F9/38
代理机构 代理人
主权项
地址