发明名称 System for setting memory voltage threshold
摘要 System to set threshold voltages in a memory device. The system includes apparatus to set voltage threshold levels of a plurality of memory cells in a memory device. The plurality of memory cells are coupled to a common word line. The apparatus includes a plurality of gates that are coupled between a voltage source and the plurality of memory cells, the gates include control inputs that receive control signals that open and close each gate, so that when a selected gate is closed, the voltge source is coupled to a selected memory cell and when the selected gate is open the current source is uncoupled from the selected memory cell. The apparatus also includes control logic that generates the control signals to open and close the gates to individually enable and disable programming of the voltage threshold of each of the memory cells.
申请公布号 US2003169623(A1) 申请公布日期 2003.09.11
申请号 US20020096338 申请日期 2002.03.11
申请人 YAMADA SHIGEKAZU 发明人 YAMADA SHIGEKAZU
分类号 G11C16/02;G11C16/04;G11C16/10;G11C16/34;(IPC1-7):G11C16/06 主分类号 G11C16/02
代理机构 代理人
主权项
地址