Task-based hardware architecture for maximization of intellectual property reuse

摘要

A task-based chip-level hardware architecture. The architecture includes a task manager for managing a task with task information, and a task module operatively connected to the task manager for performing the task in accordance with the task information. <IMAGE>