发明名称 |
Method and architecture for reducing the power consumption for memory devices in refresh operations |
摘要 |
A method for reducing power consumption during background operations in a memory array with a plurality of sections comprising the steps of (i) enabling the background operations in one or more sections of the memory array when one or more control signals are in a first state and disabling the background operations in one or more sections of the memory array when the one or more control signals are in a second state and (ii) generating the one or more control signals in response to an address signal.
|
申请公布号 |
US6618314(B1) |
申请公布日期 |
2003.09.09 |
申请号 |
US20020090850 |
申请日期 |
2002.03.04 |
申请人 |
CYPRESS SEMICONDUCTOR CORP. |
发明人 |
FISCUS TIMOTHY E.;CHAPMAN DAVID E.;PARENT RICHARD M. |
分类号 |
G11C11/406;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/406 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|