发明名称 Single ended interconnect systems
摘要 In some embodiments, the invention includes an interconnect system having a single ended driver and a single ended hysteretic receiver. A single ended interconnect is coupled between the single ended driver and single ended receiver. In other embodiments, the invention involves an interconnect system including interconnects, single ended drivers, and single ended hysteretic receivers connected to respective ones of the interconnects. The single ended drivers receive respective data-in signals and an enable signal and wherein the drivers transmit interconnect signals on the interconnects when the enable signal is asserted. In yet other embodiments, the invention includes an interconnect system having interconnects, quasi-static drivers and receivers connected to respective ones of the interconnects. The quasi-static drivers to transmit interconnect signals on the interconnects, the quasi-static drivers receive a clock signal and respective data-in signals, and wherein the interconnect signals are pre-discharge when the clock signal changes from a first to a second state, and wherein when the clock signal is in the first state, the interconnect signals are related to the data-in signals. In still other embodiments, the invention includes a pseudo differential interconnect system and an interconnect system with a dual rail driver.
申请公布号 US6617892(B2) 申请公布日期 2003.09.09
申请号 US19980157089 申请日期 1998.09.18
申请人 INTEL CORPORATION 发明人 KRISHNAMURTHY RAM K.;SOUMYANATH KRISHNAMURTHY
分类号 H04L25/02;(IPC1-7):H03B1/00;H03K3/00 主分类号 H04L25/02
代理机构 代理人
主权项
地址