发明名称 |
Semiconductor memory device |
摘要 |
A DRAM is provided that can reduce the time required for completion of a writing operation on a memory cell so as to speed up a random access cycle. The DRAM includes a sense amplifier driving circuit and a sense amplifier starting signal generation circuit. The sense amplifier starting signal generation circuit changes the timing of a starting signal based on an externally input signal so that the sense amplifier driving circuit activates a driving signal to a sense amplifier at an earlier time for writing than for reading. Write data are transferred to a bit line before the driving signal is activated. Thus, the bit line has a sufficient voltage for writing in the early stages, so that a sufficient charge can be transferred to a storage capacitor in a short time.
|
申请公布号 |
US6614679(B2) |
申请公布日期 |
2003.09.02 |
申请号 |
US20020112025 |
申请日期 |
2002.03.29 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
SHIRAHAMA MASANORI |
分类号 |
G11C11/409;G11C7/06;G11C11/405;G11C11/407;G11C11/4091;(IPC1-7):G11C11/24 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|