Programmable multi-standard I/O architecture for FPGAs

摘要

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/0 buffers may be configured to implement a large number of different output and input bus standards.