摘要 |
A semiconductor memory having a plurality of memory cells includes a plurality of address pads for receiving plural address data bits, a plurality of address buffers for applying the address data bits to corresponding address decoders, and a plurality of address input selection circuits respectively provided between the address pads and the address buffers. The address input selection circuits each select one of a signal fixed at either the L-level or the H-level, a signal indicative of the address data bit applied from the corresponding address pad and a signal indicative of the address data bit applied from the address pad at the one-bit lower hierarchical level than the corresponding address pad, and then output the selected signal to the corresponding address buffer.
|