发明名称 CIRCUIT VERIFICATION DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a circuit verification device capable of performing circuit verification at high speed by describing net structure information of a circuit. SOLUTION: This circuit verification device includes a verification circuit storage means, a verification rules information storage means for storing design rules and an extraction rule of a verification circuit, a verification object specifying means for specifying a verification circuit or the like, a verification circuit, a verification object obtaining means for obtaining verification rule information, a net structure information generation means for generating a net structure information having design rule verification information on a macro name, pin name, a net name and a design ruler verification object concerning an obtained verification circuit information, a verification net structure information extraction means for extracting net structure information to be verified from the generated net structure information according to the extraction rules, a design rule determining means for comparing the extracted net structure information with design rules to determine whether it satisfies the design rules or not, and a determination result output means for outputting the determination result. COPYRIGHT: (C)2003,JPO
申请公布号 JP2003233636(A) 申请公布日期 2003.08.22
申请号 JP20020029858 申请日期 2002.02.06
申请人 FUJITSU LTD 发明人 MAEDA SUMIKO;KIMURA TOSHIE
分类号 G06F17/50;H01L21/82;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址