发明名称 |
Memory controller system and methods thereof |
摘要 |
A method and system are shown for bypassing memory controller components when processing memory requests. A memory controller analyzes internal components to determine if any pending memory requests exist. If particular memory controller components are idle, a memory client is informed that a bypassing of memory controller components is possible. A bypass module of the memory controller receives memory requests from the memory client. The bypass module examines memory controller parameters and a configuration of main memory to determine which memory controller components may be bypassed and routes the memory request accordingly. In a system with asynchronous memory, the memory controller provides copies of the memory request through a dual pipeline. A first copy of the memory request is processed through a bypass module to attempt to bypass memory controller components. A second copy of the memory request is processed in a normal fashion in case a bypass of the memory access request is not possible. If the bypass is possible, the second memory request is cancelled.
|
申请公布号 |
US2003159013(A1) |
申请公布日期 |
2003.08.21 |
申请号 |
US20020078821 |
申请日期 |
2002.02.19 |
申请人 |
FRANK MICHAEL;FERNANDEZ-GOMEZ SANTIAGO;LAKER ROBERT W.;NIIMURA AKI |
发明人 |
FRANK MICHAEL;FERNANDEZ-GOMEZ SANTIAGO;LAKER ROBERT W.;NIIMURA AKI |
分类号 |
G06F12/00;G06F13/16;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|