| 摘要 |
A delay model of a macro is prepared in advance, and a delay of a top level is calculated using the delay model, to thereby reduce the clock skews between the respective macros to which clocks are supplied, within a functional block being designed.
|
