摘要 |
A five step, low pressure, high-density-plasma etch process used to etch complicated DRAM transistor gate stacks with high inter-layer selectivity. Such stacks typically consist of the following layers: silicon nitride (310), tungsten (320), titanium nitride (330), and polysilicon (340). The process includes one step for each of the four layers in the gate stack, and one step to ash the photoresist. These five process steps can preferably be performed in four separate chambers on a cluster tool platform. The innovative etch process of the present invention fabricates gates with lengths of 0.25 microns and below with excellent profile, excellent linewidth uniformity across the wafer, and minimal loss of the gate oxide.
|