发明名称 |
Method of control cell placement to minimize connection length and cell delay |
摘要 |
A method of control cell placement for an integrated circuit design includes the steps of receiving as input a description of a datapath structure for a hardmac; calculating a globally optimum placement with respect to connection length and delay for a group of control cells in the plurality of control cells; placing the plurality of control cells in at least one placement box; adding the placement of the plurality of control cells to an existing placement of a plurality of datapath cells in the description of the datapath structure to generate a globally optimum datapath structure for the plurality of control cells; and generating as output the globally optimum datapath structure.
|
申请公布号 |
US6609238(B1) |
申请公布日期 |
2003.08.19 |
申请号 |
US20010882114 |
申请日期 |
2001.06.15 |
申请人 |
LSI LOGIC CORPORATION |
发明人 |
TETELBAUM ALEXANDER |
分类号 |
G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|