发明名称 Process for forming low resistance metal silicide local interconnects
摘要 A process for forming a local interconnect includes applying a layer of metal over a semiconductor layer. A layer of metal silicide is formed over the layer of metal. The layer of metal silicide is patterned to define the boundaries of the local interconnect. The metal silicide is reacted with the layer of metal to form a composite structure. The composite structure includes the metal silicide, another metal silicide formed as silicon from the metal silicide reacts with the underlying layer of metal and an intermetallic compound of the metal from the layer of metal and metal from the layer of metal silicide. The unreacted layer of metal is removed with the composite structure remaining as the local interconnect.
申请公布号 US6605533(B2) 申请公布日期 2003.08.12
申请号 US20010877280 申请日期 2001.06.08
申请人 MICRON TECHNOLOGY, INC. 发明人 TRIVEDI JIGISH D.
分类号 H01L21/768;(IPC1-7):H01L21/476 主分类号 H01L21/768
代理机构 代理人
主权项
地址