发明名称 |
DATA CLOCK RECOVERY CIRCUIT |
摘要 |
<p><P>PROBLEM TO BE SOLVED: To provide a data clock recovery circuit capable of recovery even at a high speed by using data as a clock. <P>SOLUTION: The data clock recovery circuit is provided with an edge detection circuit 120 using receiver output 107 as the clock and generating edge position information, a clock selection signal generation circuit 121 using the receiver output 107 as the clock and generating a clock selection signal 127 on the basis of the edge position information, a clock selection circuit 122 selecting a recovery clock 110 from a clock group 109 corresponding to the clock selection signal 127, and a synchronizing circuit 124 synchronizing the receiver output 107 by the recovery clock 110 and outputting it as a synchronized data signal 111. <P>COPYRIGHT: (C)2003,JPO</p> |
申请公布号 |
JP2003224551(A) |
申请公布日期 |
2003.08.08 |
申请号 |
JP20020019051 |
申请日期 |
2002.01.28 |
申请人 |
MITSUBISHI ELECTRIC CORP;RENESAS LSI DESIGN CORP |
发明人 |
SHIROTA HIROSHI;OKUDA RYOSUKE;MIZUMOTO KATSUYA;TANIDA KAZUAKI |
分类号 |
H04L7/02;H03L7/081;H03L7/089;H03L7/095;H03L7/14;H04L7/00;H04L7/033;(IPC1-7):H04L7/02 |
主分类号 |
H04L7/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|