Device for recognising clock failure

摘要

The arrangement for detection of a clock signal failure comprises: a counter (CNT1) that counts the number of pulses of the clock signal (CLK) between two defined events; an arrangement for monitoring if the count exceeds a reference value one or more; whereby the detected events are provided by components connected to other components that send signals (BUSSIG) to each other over a connection bus.