发明名称 Method and apparatus for testing integrated circuit
摘要 An integrated circuit testing apparatus includes a control section 12 including a memory for storing the plurality of testing programs corresponding to the plurality of tests, and a transfer control unit for transferring the plurality of testing programs on the basis of an control command; and an IC testing section 20 including a ROM 24 in which the testing programs transferred from the transfer control means are stored, a RAM 26 in which the test results are temporarily stored, and a processing unit 22 for temporarily storing the test results in the RAM 26 whenever execution of each testing program has been completed, synthesizing all the test results when execution of all the testing programs have been completed to set a final test result for each device to be tested, and sending the final result to the automatic sorter 30.
申请公布号 US6603303(B1) 申请公布日期 2003.08.05
申请号 US20000576618 申请日期 2000.05.23
申请人 ANDO ELECTRIC CO., LTD. 发明人 ITO KIYOSHI
分类号 G01R31/28;G01R31/26;G01R31/3187;G01R31/3193;(IPC1-7):G01R1/04;G01R31/02 主分类号 G01R31/28
代理机构 代理人
主权项
地址