| 摘要 |
Structures and method for programmable memory address and decode circuits with ultra thin vertical body transistor are provided. The memory address and decode circuits (200) includes a number of address lines and a number of output lines such that the address lines and the output lines form an array. A number of vertical pillars extend outwardly from a semiconductor substrate at intersections of output lines and address lines. Each pillar (201) includes a single crystalline first contact layer (204) and second contact layer (206) separated by an oxide (208). A number of single crystalline ultra thin vertical floating gate transistors that are selectively disposed adjacent the number of vertical pillars. Each single crystalline vertical floating gate transistor includes an ultra thin single crystalline vertical first source/drain region (214) coupled to the first contact layer, an ultra thin single crystalline vertical second source/drain region (216) coupled to the second contact layer, and an ultra thin single crystalline vertical body region (212) which opposes the oxide layer and couples the first and the second source/drain regions.
|
