发明名称 SEMICONDUCTOR TESTER
摘要 PROBLEM TO BE SOLVED: To enable testing by pin-multiplex function by applying the operation of a logic circuit for example to the test, and effectively evading decrease of the number of measurable channels. SOLUTION: Processing is performed by providing two systems of test waveform generation means 25A, 25B, 29, and two systems of response waveform determination means 30A, 30B, 31A, 31B with each test circuit 23A. COPYRIGHT: (C)2003,JPO
申请公布号 JP2003215218(A) 申请公布日期 2003.07.30
申请号 JP20020019358 申请日期 2002.01.29
申请人 SHIBASOKU:KK 发明人 KUBOKI KEIJI
分类号 G01R31/3183;G01R31/319;(IPC1-7):G01R31/318 主分类号 G01R31/3183
代理机构 代理人
主权项
地址