发明名称 SYSTEM AND METHOD OF CLOCKING AN IP CORE DURING A DEBUGGING OPERATION
摘要 <p>According to the invention, an IP core is clocked during a debugging operation by switching from the clock used for testing the device under test to a clock oscillator or any other free-running clock source.</p>
申请公布号 WO2003060719(A1) 申请公布日期 2003.07.24
申请号 EP2002000503 申请日期 2002.01.18
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址